In this paper we study the computation error tolerance properties of motion estimation algorithms. We are motivated by two scenarios where hardware systems may introduce computation errors. First, we consider hardware faults such as those arising in a typical fabrication process. Second, we consider "soft" errors due to voltage scaling, which can arise when operating at a lower voltage than specified for the system. Current practice is to discard all faulty systems. However there is an increasing interest in tools that can identify faulty systems which provide acceptable performance. We show that motion estimation (ME) algorithms exhibit significant error tolerance in these two scenarios. We propose simple error models and use these to provide insights into what features in these ME algorithms lead to increased error tolerance. Our comparison of the full search ME and a state of the art fast ME approach in the context of H.264/AVC shows that while both techniques are error tolerant, the faster algorithm is in fact more robust to computation errors.
INTRODUCTION
The progress of VLSI technology towards deep sub-micron feature sizes, e.g., sub-100 nanometer technologies, is resulting in a growing impact of hardware defects and fabrication process variability. Our work is motivated by two scenarios where this trend leads to imperfect hardware systems. For both cases we study the computation error tolerance properties of motion estimation algorithms.
First, we consider hardware defects that lead to faults at circuit interconnects. These can potentially lead to "hard" errors, since some of the functionality in the design is permanently impaired. Traditionally, systems having these kinds of faults would be discarded after testing. Defect tolerance techniques at the design and manufacturing stages have been widely studied and used in practice [1] . However, our focus is on system-level error tolerance (ET) [2] , which accepts systems exhibiting errors at their outputs, as long as these result in only slight degradation in performance, e.g., in terms of coding efficiency. After appropriate testing, any imperfect system that is deemed as providing acceptable quality can be considered usable, thus increasing the effective yield of the fabrication process.
Second, we consider "soft" errors produced by voltage scaling. This second class of errors may arise when a circuit operates at a voltage lower than originally specified. Due to variability in the fabrication process, each version of a fabricated system may require a slightly different voltage to guarantee error-free operation. This This paper is based upon work supported in part by the National Science Foundation under Grant No. 0428940. Any opinions, findings, and conclusions or recommendations expressed in this paper are those of the authors and do not necessarily reflect the views of the National Science Foundation.
can be addressed by "binning" together systems with similar voltage needs and attaching to each of these batches a different voltage specification. Our motivation in exploring error tolerance in this context is that, for certain applications, such as video coding, these systems may be able to operate at voltages below those originally specified, leading to lower power consumption (and thus longer battery life).
Note that we are not considering fault tolerance techniques which aim at achieving the same performance with a faulty system as would be achieved with a fault-free system. Instead, we consider systems that produce errors at their outputs (e.g., the motion vectors of the faulty system can be different from those of the fault-free one) and evaluate the impact of these errors on overall performance (e.g., coding efficiency). Our previous work [3] showed that certain range of deterministic faults within the motion estimation subsystem lead to acceptable quality degradation. We also proposed a novel ET based testing strategy for such a system. Other recent work [4] has shown that testing for acceptability can be done with reasonable complexity, which in some cases is comparable to that required for standard testing that aims at classifying systems into perfect and imperfect. In this paper we focus on the behavior of different ME algorithms in the presence of errors. We further extend our earlier work of [3] to consider soft errors.
The ME process comprises a strategy to search for the motion displacement offset, i.e., the motion vector (MV), and a matching cost metric computation, such as the sum of absolute differences (SAD) or the sum of squared differences (SSD). The search strategy aims at selecting a set of candidate MVs and then proceeds to compute the cost metric for the candidates. Finally, it selects the one with the minimum cost. After the encoder selects the MV that minimizes the cost metric, it encodes the difference block (prediction residual) between the original and motion compensated blocks. Each residual block is transformed, quantized, and entropy coded.
There are several types of hardware architectures [3] for computing a ME matching metric, with different levels of parallelism. We will refer to them as matching metric computation (MMC) architectures. Most MMC architectures can be viewed as arrays of cascaded adders and represented as a binary tree graph, where each inner node represents an adder, a leaf node represents absolute difference or squared difference computation, and an edge connecting two inner nodes represent a data bus. For simplicity we use absolute difference, and therefore SAD, throughout this paper although our analysis could apply equally to other distortion metrics. Refer to [3] for a more detailed description of these architectures and associated testing.
In this paper we consider i) faults in the interconnect data bus (edge) and ii) soft errors in the adders (inner nodes) within a MMC architecture. We model interconnect faults with the single stuck-at (SSA) fault model, a well-known structural fault model which assumes that the design contains a fault that will cause a line in the circuit to behave as if it is permanently stuck at a logic value 0 (stuck-at 1-4244-0481-9/06/$20.00 C2006 IEEE 0) or 1 (stuck-at 1). The SSA fault model covers 80-90% of the possible manufacturing defects in CMOS circuits [5] , such as missing features, source-drain shorts, diffusion contaminants, and metallization shorts, oxide pinholes, etc.
With the assumption that ripple carry adders are used for SAD computation, we model the soft error related failures caused by the input voltage change to ripple carry adders. Soft errors are introduced due to deep submicron (DSM) noise and voltage scaling which cause probabilistic and input-dependent errors in multimedia systems [6, 7] . We focus on voltage scaling as it may arise in situations where energy-efficient processing is required [8] .
We estimate the impact of these two types of errors on the accuracy of the metric computation, and their overall impact on ME performance. In Section 2 we briefly describe models for both stuckat faults and soft errors. In Section 3 we will present a model for measuring the impact of both SSA faults and soft errors. This will provide some insight into the properties of ME that minimize the impact of faults. Finally, experimental results comparing several ME algorithms in terms of error tolerance will be given in Section 4.
MODELS FOR SSA FAULTS AND SOFT ERRORS
Faults or soft errors in a MMC architecture can lead to errors in the computed SAD values. We will refer to this as a distortion computation (DC) error and denote its magnitude as A = SAD' -SAD where SAD' is the computed SAD value with DC error. In general A is a function of the input sequence and the characteristics of the fault or error (e.g., fault location for a SSA fault or voltage input for a soft error). Note that DC errors do not necessarily lead to ME errors, which is the case where the MV selected (MVf) is not equal to the best MV (MVmjn). We say a block suffers a ME error if MVf :7 MVmin. Since ME errors do not occur for all blocks, we also define and consider the block ME error rate (PE = prob(MVf :7 MVmin)) which represents how often these ME errors occur, and the block ME error significance (SE = SADf -minSAD, where SADf and minSAD are the SAD values corresponding to MVf and MVmir respectively). SE represents the additional error energy in the residual block due to an error in motion estimation.
SSA faults in a MMC architecture can be fully characterized by three attributes, a) the fault type (SSAO or SSA1), b) the bit position p of the faulty data line, which ranges from 0 to 15 depending on the MMC architecture, and c) the position of that data bus. The last attribute can be parameterized as a ratio c of the number of leaf nodes connected towards a faulty edge (data bus) to the total number of leaf nodes. Since SSAO and SSA1 faults at the same position produce identical results in both PE and SE [9] , only p and oz have to be considered to describe a fault. If the input to a faulty position (p, o) is 0 for SSA1 (1 for SSAO), then the input is shifted by 2P, resulting in A = 2P (-2P for SSAO). Otherwise the output SAD remains unchanged (A = 0).
A ME error occurs in the SSA fault case if and only if, a) A 2P for MVmin and 0 for MVf for SSA1 case, or A = 0 for MVmir and -2P for MVf for SSAO case. b) 0 < SE < 2P. Note that PE and SE depend highly on the fault position (p, o) with a certain variation due to the input sequence characteristics. This is further discussed in Section 3.1.
Soft errors can be modeled using techniques proposed in [6] .
A ripple carry adder operating at an input voltage (Vdd) below the normal operation range, generates soft errors [6] [9] . PreT,.SAD is the pdf of minSAD for a given video sequence, which will be different, for example, for low and high motion scenes. Finally, we denote Pmi,,,R the distribution of the minimum SAD value in a given region R, which will be a function of the distribution of SAD values in the region R. PSAD1 and PSAD2 in Figure I represent two different ME algorithms, with respective SAD ranges, ASAD1 and ASAD2, such that ASAD1 < A SAD2, and ASAD2 > 2P.
With this model, as shown in Figure 1 , if minSAD is in the error free region there will be no DC error, resulting in no ME error even though the system is faulty. If minSAD is in the error region a DC error will occur. A ME error will then occur TSS is a heuristic algorithm and can be seen as a sub-sampling of the FS SAD space. It successively evaluates sparsely distributed candidates and tries to follow the direction of minimum distortion for locating the smallest SAD. Although the number of candidates (NTSS) for TSS reduces significantly, its SAD range ASADTSS remains relatively large. On the other hand, EPZS, a state of the art ME algorithm, considers a combination of optimized predictors, adaptive thresholding, and refinements to locate the minimum distortion location. Unlike TSS, both number of candidates NEPZS and the SAD range ASADEPZS tend to be quite small. These properties are illustrated in Figure 2 , which shows the distribution of the SADs for all candidates of a given block, sorted by magnitude. Assume o and p are given and consider how E varies as a function of the ME algorithm. If ASAD > 2P, E is determined predominantly by 2P. On the other hand, if ASAD < 2P, the error is bounded by a function that depends primarily on ASAD (i.e., the worst case is to replace the best match by the worst match among the candidate vectors, which introduces a ASAD error). Clearly p and o are both hardware related and do not depend on the ME algorithm. Thus, if our goal is to choose an ME algorithm that reduces the impact of faults, we should choose one such that typical sets of MV candidates are as close as possible to the optimal value (i.e., ASAD small). Note that if ASAD is sufficiently small, the error introduced when 2P < ASAD will depend on p but will also be small. In conclusion, we should favor ME with small A SAD, which can (as will be verified experimentally) limit the degradation due to faults, even when p is large.
The above model provides important insight into what features of ME algorithms lead to increased error tolerance. However a better model would be needed to provide accurate estimation of the degradation in coding efficiency due to a given SSA fault. This would require additional information regarding the variation from block to block of the ME parameters (i.e. N, ASAD, PSAD), as well as taking into consideration other coding issues. Our more recent work [9] provides such model and can be used as part of the decision strategy for accepting a given faulty chip.
Soft Error Analysis
While in the previous section we have provided a generic model for evaluating the error tolerance properties of ME algorithms given a SSA fault, for the soft error case we directly compare three representative ME algorithms for the same purpose. More specifically, the full search (FS), three step search (TSS) [11] , and enhanced predictive zonal search (EPZS) [12] algorithms are considered. FS exhaustively searches all candidates within the search window, thus has the Fig. 2 . Comparison of three search algorithms Denote SAD' the computed SAD value with a soft error for a candidate i. Then, the overall error rate for a given ME algorithm with a number of candidates N can be represented as:
Considering that both TSS and EPZS can be seen as subsets of FS in terms of the candidates examined, the above equation suggests that the PE of both of these algorithms is smaller than that of FS. That is, FS is more error prone than either of these algorithms.
Let us also denote P' = Pr(SAD' < minSAD) and P' as the probability of SAD' being the minimum among all SAD values for a given ME algorithm. We can safely assume that the probability of having multiple candidates with a computed SAD value smaller than minSAD is very small, which allows us to approximate P' as: P) Pr(SAD' < minSAD; SAD' > minSAD, Vk 7A i) Therefore, the probabilities PFs and F)ME of a candidate r having the minimum SAD for FS and a fast ME (e.g. TSS or EPZS) respectively, resulting in a ME error of magnitude SAD -minSAD, and assuming that r is examined by both algorithms, can be computed as:
where IFME is the set of candidates examined by the fast ME. We observe that Pks < PFME. However, as can also be seen from Figure 2, apart from FS examining considerably more candidates than the fast ME, its candidates are also far more densely distributed. That is, the likelihood of having multiple other candidates m with SADm close to SAD, for FS is high, such that PRS8 P)S. Therefore the probability that any one of those candidates near r for FS has smaller SAD than minSAD tends to be higher than that of the fast ME. This leads to a larger mean ME error (E, thus worse coding efficiency) for FS than a fast ME. Therefore, we can draw a conclusion that for soft errors a higher N leads to greater degradation. Soft errors are also bounded by the maximum SAD value of the ME algorithm. Although EPZS would evaluate a similar or smaller number of candidates compared to TSS, since ASADEPZS is usually significantly smaller than ASADTSS, it is expected that the error induced by using EPZS, especially for sequences where MV prediction is most effective, will be less significant.
In summary, for the soft error case, the number of candidates N is shown to be critical in determining error tolerance, i.e. a smaller N would usually lead to higher tolerance. While a smaller ASAD can also contribute to error tolerance to certain extent, its impact is not as significant as that of N.
EXPERIMENTAL RESULTS AND DISCUSSION
To evaluate our fault/soft error impact measurement models, various sequences were tested with a series of fault and soft error parameters using a H.264/MPEG-4 AVC baseline encoder and the FS, TSS, and EPZS algorithms. Only 16x16 block partitions and a single reference were considered for ME. We have used a search window of +32 resulting in NFS = 4225 and NTSS = 41. NEPZS, however, varies depending on the sequence and fault characterists but on average for Foreman sequence, it was 8.8. Figures 3 and 4 depict the RD performance for the CIF resolution Foreman sequence for stuck-at faults and soft errors, respectively. Other sequences tested showed similar results.
Note that most SSA faults produce imperceptible degradation. In fact more than 90% of SSA fault locations lead to less than 1% bitrate increase with some variation depending on the ME and MMC architecture. To more clearly demonstrate the effect of faults in different ME algorithms we have selected fault parameters which result in significant quality degradation. Further simulation results can be found in [9] . From figure 3 it can be seen that p is the primary factor determining the level of error significance. However, for the same p, the algorithms tested demonstrate significant differences. Further evaluation of the value of ASAD for the three ME algorithms demonstrates that ASADFS = 1.5 x ASADTSS = 9.75 x ASADEPZS. These numbers support our earlier conclusion that ASAD is the primary factor affecting robustness.
As for soft errors, the number of TFA (time for one full adder operation) per clock cycle is commonly used [6] to simulate soft errors, since it directly indicates the Vdd level. Given that 16 or higher TFA per cycle result in no error, we have selected values of 9 and 1 ITFA in our simulations. It can be observed from figure 4 that performance of both EPZS and TSS is not very much affected by such errors. On the other hand, performance using FS is considerably degraded. This also supports our earlier conclusion that N plays a key role in determining error tolerance for soft errors.
CONCLUSION
In this paper we have investigated the computation error tolerance properties of ME algorithms and presented simple error models that provide insights into what features lead to increased error tolerance for both SSA faults and soft errors. Further analysis of fast ME algorithms, such as TSS and EPZS, suggests that error robustness depends on the number and quality of the candidates tested by each algorithm. However, we have observed that the number of candidates is more important for soft errors, while their quality is the primary consideration in the SSA case. This suggests different strategies to design error tolerant ME algorithms for hard or soft error scenarios. 
